Abstract
-3D Parity check code with data stored in memory system with maximum data bits about 128 bits has been proposed in [11] . -CRC as a hardware system has been implemenated with PIC microcontroller as in [12] . -Demonstrate implementation of Hamming code as a hardware system with simple 8 bit of data length has been explained in [13] . -Design a Hamming code system based on IP core with 56 data bits for the transmission data of communication system is demonstrated in [14] . -Hamming code architecture which is used as an alternative error detection code scheme in
Controller Area Network technology, the implementation done on set of inputs from 8-bit to 64-bit of data frames has been explained in [15] . -A code rate of (15, 11) algorithm for design Hamming code as hardware system is utilized in [16] , while a code rate of (7, 4) algorithm is used in with Verilog as hardware description languge [17] . From previous works, which are intended in this research to present an essential error detection technique that can deal with adaptive information data bits length up to 248 bits is introduced. This research organize as first introduces Hamming code theory, then shows hardware design of Hamming algorithm with decoding and encoding of it, finally the obtained result is demonstrated and discussed with conclusion.
Single bit Error Correction (Hamming code) Theory
The key to the Single bit error correction is the use of extra parity bits to allow the identification of a single error. Two methods (even parity, odd parity) for generating redundancy bits that Hamming code need it. Number of redundancy bits are generated (Check bits) is calculate according to (1) . This redundancy bits are depends on the number of information data bits [7-8-13-14] . 
where k is the data bits length, and r is the bits to find the check bits that will add to data. Summarize table for the redundant (check bits length opposite to the data bits length) as shown in Table 1 . The operation of hamming code extended can be summarize as following: a. Mark all bit positions that are powers of two as parity bits (positions 1, 2, 4, 8, 16, 32, 64, etc.). b. All other bit positions are for the data to be encoded (positions 3, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15, 17, etc.) . c. The last bit is added for Parity bit. d. Each parity bit calculates the parity for some of the bits in the code word. The position of the parity bit determines the sequence of bits that it alternately checks and skips. and so on for the position 16 and 32 …etc. e. Set a Parity bit to 1 if the total number of ones in the positions it checks is odd (XOR operation between all bits) . Set a parity bit to 0 if the total number of ones in the positions it checks is even. f. To test packet data received, the XOR is applied on all bits to determine if there is any error in Parity bit; Parity bit is extracted; same algorithm is applied on rest bits to generate hamming code. g. If hamming code is zero and Parity bit is zero, then there are no error in received packet data. If hamming code is not zero and Parity bit is one, then there is one error in packet data and correction is capable by invert the bit location that pointed by hamming code value. If hamming code is not zero and Parity bit is zero, then there are two errors or even errors in packet data and cannot correction.
TELKOMNIKA ISSN: 1693-6930  Table 2 explains the data packet is (10001000) and check bit is unknown so it is calculated. Table 3 add the check bits to the data with test is that it free from error. In Table 4 , an error is add to the data packet D4 bit which become D6 bit after combine it with check bits. Location  P1 P2  P4  P8   D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12  D13 
Hardware Design of Hamming Algorithm
The Hamming code is a system that encoding data depending on its contents which means that Data Packet Encoding is changed as the data information changed. The information's data can be extract form data packet needed by removing the hamming bits. The error detection and correction can be done by applying the same algorithm at encoding. The hamming code uses for detecting errors in data packet and correct one bit only. In many systems, the data's information size is very large, and to create Data Packet Encoding needs many clock pulses to input data information to Hamming Encoding System at many sequence slice input, and the output data packet encoding is divided into a sequence slices output to input them to a next system processing. The customizing data bus in\out width is used to control on the width of input/output data bus. The constants parameters are used to increase or decrease width of input/output data bus as need. If a data bus slice is large, the data is input/output fast to/from Hamming Encoding/Decoding System, but the large data size exhausting the hardware input/output pins. If a data bus size is small, the data input/output processing is slow, and needed less hardware pins to input and output data. The selection of data information size uses to control on size of hardware used and cost of all design [20] [21] [22] [23] [24] [25] .
The encoding/decoding hamming system design is configured via a parameters of constant data. These parameters are determins the following: a. The data bus input Slice to system (data_width_slice_in constant). b. The data bus output Slice from a system (data_width_slice_out constant). c. The size of data Information processing in system (information_bits constant). d. The size of hamming code depends on size of data information (ham_bits constant).
The size of data packet encoding is determined by adding three parameters, the size of Data Information Size, the Hamming Code Size and the number of parity bit (packet_bits constant). The design can be implemented for deference implementation with select different parameters and monitor the features of system design implementation of FPGA device, and then select the suitable parameters for the design.
Customizing Input/Output Data Bus Size
The data bus size at input and output can be changed by two parameters (data_width_slice_in and data_width_slice_out constant). The size can be changed from one bit (serial transfer) to any size suitable for the system input and output data. For example if data input to the system is 17 bit, then the data_width_slice_in is programmed to number 17. If the size of data bus of the system receive data from our system is 23 bit, then the data_width_slice_out is programmed to number 23. By using this method the system can be connected to any system data bus by programming the data bus size as the size of the system connected.
Encoding Design
If the new data information is applied to the encoding system, the system begin input data and a Data Packet Encoding is produced. As shown in Figure The last output bits that produced from remainder of subtraction are only updated at the Data Bus Output and others bits are zero, as result, the excess bits are ignored from received system. To repeat the Encoding operation, the new_data_flag signal must be zero to Reset the values of counters, flags, and control signal that needed to input new information.
Decoding Design
If the new data Packet is applied to the decoding system, the system begin input data and a Data Information Encoding is produced. As shown in Figure 2 , the hardware signals with block diagram of the decoding of the designed system that if the new_data_flag signal is zero and new_info_packet signal is zero to initialize the controls, flags, and counters Signals to initialize values at rising edge of first clock pulse, then the new_data_flag signal is one to begin If Hamming Code Signal value's is not equal to zero and less than packet_bits constant and parity bit equal to zero, then the one bit error correction is applied and both one_error_bit and error flag signals are ones. If Hamming Code Signal value's is not equal to zero and less than packet_bits constant and parity bit equals to one, then the one bit error correction cannot applied and one_error_bit signal equal to zero and error_flag signal is equal to one. If Hamming Code Signal value's is not equal to zero and large than packet_bits, then the one bit error correction cannot applied and one_error_bit signal equal to zero and error_flag signal is equal to one. If Hamming Code Signal value's is equal to zero and parity bit equal one, then the one bit error correction can not applied and one_error_bit signal equal zero and error_flag signal is equal are one. If Hamming Code Signal value's is equal to zero and parity bit equal to zero, then the one bit error correction is applied and one_error_bit and error_flag signals are equal to zeros. Finally, the Data Packet Signal that not has error or one bit correction is done on it can be decoding to extract Data Information Signal from it.
After the Data Information Signal build its output to the next system. The width of Data Bus Output (data_out_info port) is determine by the Data Bus Output Size (data_width_slice_out). The number of clocks needing to output all bits of the Data Information Signal is determined by subtraction the Data Bus Output Size (data_width_slice_out constant) from the Information Data Size (info_bits constant). The last output bits that produced from remainder of subtraction are only updated at the Data Bus Output and others bits are zeros, as result, the excess bits are ignored from received system. To repeat the Encoding operation, the new_data_flag signal must be Reset to reset the values of counters, flags, and control signal that needed to input new packet.
Results of the Designed System
Figures 3 and 4 shows how can input information data and output packet data with hamming encoding. The information data input value is "1AA00"h as example. The following steps describe the operations work: a. The new_data_flag is equal to zero and new_info_packet is equal to one to initialize the controls, flags, and counters Signals at rising edge of first clock pulse. b. The new_data_flag is one and first byte is input from data_in port and stored at low byte of data_info_new Signal at rising edge of clock. The values of input data at each rising edge in sequentially are "00" h,"aa" h, and "01"h. The two counters (info_packet_in_count and info_packet_location_in_count) are used to input data; the info_packet_in_count Signal counter is used to determine number of clock pulses needing to input all data; Its value is subtracted from data_bus_in_size parameter at each clock pulse; when its value less than data_bus_in_size parameter or equal to zero, its Reset to zero and input remaining bits from data_in port if found. info_packet_location_in_count Signal is used to determine the storing location in data_info_new Signal; when its value one, the data_in port value's is stored in low location depending on size of data_bus_in_size; then its increment until all data input on data_info_new Signal. c. The remaining bytes are input from data_in port and stored at data_info_new Signal at each clock pulse until the remainder bits less than data_bus_in_size. In this case the remainder bits only input and stored in high bits of data_info_new Signal. The value of data_info_new signal is equal "1AA00"h. d. When data completes input, the info_packet_read signal is one. e. The next clock is used to encoding information by adding the location of hamming bits and parity bit with zero values. The data_encode Signal is produced and done_encode signal is one. The value of data_encode Signal is equal "352000"h. f. The next clock uses to calculate the hamming bits values by using hamming code algorithm and stored result in data_packet_out port. The parity bit is calculated and the final value of data_packet_out Signal is equal "75208B"h. The value of ham_code Signal is equal "0f"h. each rising edge in sequentially are "8b" h,"20" h, and "75"h. The two counters (info_packet_in_count and info_packet_location_in_count) are used to input data; the info_packet_in_count Signal counter is used to determine the number of clock pulses needed to input all data; Its value is subtracted from data_bus_in_size parameter at each clock pulse; when its value less than data_bus_in_size parameter or equal to zero, its Reset to zero and input remaining bits from data_in port if found. info_packet_location_in_count Signal is used to determine the storing location in data_packet_new Signal; when its value equal to one, the data_in port value's is stored in low bits locations depending on the size of data_bus_in_size; then its increment until all data input on data_packet_new Signal. c. The remaining bytes are input from data_in port and stored at data_packet_new Signal at each clock pulse until the remainder bits less than data_bus_in_size. In this case the remainder bits only input and stored in high bits of data_packet_new Signal. The value of data_packet_new signal equal "75208B"h. d. When data completes input, the info_packet_read signal value is one. e. The next clock pulse is used to decoding information by remove the values and locations of hamming bits and parity bit. Then, checking the error in the data_packet_new Signal. The information data is stored in data_out_information signal. The ham_test signal is produced by applying hamming algorithm on data_packet_new signal. The parity_bit signal is produced by applying XOR on all bits of packet. If the ham_test signal value is equal to zero The error_flag and the one_error_bit signals value is equal to zero, if one error found in packet data, the error_flag and the one_error_bit signals value is equal to one and Error correction is done on data_out_information signal, if ham_test signal value larger than value of packet_bits signal or parity bit is equal to one, then more than one error found in packet data, the error_flag signal value is one and the one_error_bit signal value is zero. At last, The test_done signal value is one. The value of ham_test Signal is equal "00"h. The value of parity_test Signal is equal to zero. f. The next clock begins checking request_info_packet_out input port, if its value equal to zero, data not output, if its value one and test_done signal value is one, then the data begins output directly in a number of stages. The low bits that their size equal to data_bus_in_size constant are applied on output. The values of output data at each rising clock in sequentially are "00" h,"aa" h, and "01"h. The two counters (info_packet_out_count and info_packet_location_out_count ) are used to output all data. The two counters are operate as the two counters at input data and for output data. When all data output, info_packet_write Signal value is one. Figure 5 . Results with test of the decoding system Table 5 demonstrate the description of the signals used in simulation the designed system. Tables 6-8 show comparison of the hardware utilization of designed system of different bits of Hamming code data information 22 bits in Table 5 , 107 bits in Table 6 and 248 bits in Table 7 . It's a input control port to give permission output data. If its value equal to zero, data not output. If its value one and packet is ready to output, its output data at data_out_packet port in number of stages depending on data_out_packet port size and data_packet_out signal size. data_out_packet Its data output bus. Its width determine by the data_width_slice_out constant. info_packet_in_cou nt It's a counter signal uses to determine the number of stages needing to input all data (information or packet) from data_in port. Its value equal to the information_bits constant value if information data input or information_bits constant plus ham_bits constant value if packet data input. At RESET its value is equal information_bits if new_info_packet equal to one, else is equal information_bits plus ham_bits. info_packet_locatio n_in_count It's a counter signal uses to determine locations of bits storing in data_info_new signal from data_in port. When its value is one, the input data from data_in port is stored at low bits locations of data_info_new signal or data_packet_new signal; if its value is two, the input data from data_in port is stored at next low bits locations of data_info_new signal or data_packet_new signal. The size of low bits locations depending on size of data_width_slice_in constant. At RESET its value is equal to one. info_packet_out_co unt It's a counter signal uses to determine the number of stages needing to output all data (information or packet) to data_out_packet port or data_out_info port. Its value equal to the information_bits constant value if information data output or information_bits constant plus ham_bits constant value if packet data output. At RESET its value is equal to information_bits plus ham_bits if new_info_packet equal one, else is equal information_bits. info_packet_locatio n_out_count It's a counter signal uses to determine the locations of bits output from data_packet_out signal to data_out_packet port if packet output operation, or determine the locations of bits output from data_information_out signal to data_out_info port if information output operation. When its value is one, the low bits locations of data (data_packet_out or data_information_out signal) is output to output port (data_out_packet or data_out_info port) respectively; when its value is two, the next the low bits locations of data (data_packet_out or data_information_out signal) is output to output port (data_out_packet or data_out_info port) respectively;. The size of low bits locations depending on size of data_width_slice_out constant. At RESET its value is equal to one. 
Conclusion
In this paper, the implemented algorithm of Hamming Code has been designed to customized data information as embedded system. The implemented system has been achieved to select different parameters (22 bits), (107 bits) and (248 bits) of information data with hardware resource utilization about 3%, 11% and 43% respectively of FPGA slices and 17%, 33% and 34% respectively of input/output with ability to develop the designed system for any number of bits as data information, the obtained resulted was tested with (ISE) simulator and it met the required for the designed system. The end user need to understand the algorithm parameters of the designed system that will need it to modify and then the algorithm will be fined the error and correct it with one bits. The above results can be enhanced with advanced board of FPGA device. 
